INTRODUCTION
The accelerometers used for Inertial Navigation in Satellite Launch Vehicles demand excellent performance in terms of sensitivity, resolution, linearity and bias & scale factor stability over time and environmental changes. The required performance can be achieved by adopting a systems based design perspective and developing the appropriate signal processing technique than to try to improve the micro-fabrication process and the design of mechanical sensing element itself. Linearity errors originating both from the characteristics of the device itself and from the imperfections of the interface circuits can be eliminated by suitable compensator. The linearity of the MEMS accelerometer, with open-loop design and capacitive sensing for a dynamic range of ±20g with 200 Hz bandwidth and 250µg resolution for satellite launch vehicle application, has to be improved to achieve navigational grade performance. A compensation module is added to the sensor system as integral part of the sensor. The non-linearity has been characterized and an algorithm has been designed to compensate the linearity errors. This paper describes the algorithm for Non Linearity The algorithm has been coded in VHDL, simulated and synthesized. The design has been fused in FPGA. The fused FPGA has been tested and results are presented.
II. ALGORITHM
The non-linear characteristics of the capacitive pick-off MEMS accelerometer are described mathematically, its inverse is found and cascaded in the signal path. Delta capacitance versus deflection of the designed accelerometer with a proof mass dimension of 3000 micron x 3000 micron, initial gap of 2 micron and full scale deflection of 0.6 micron has been fitted as a third order polynomial curve to improve its linearity from 2.38% to 0.036% [1] .
This third order polynomial with computed coefficients by curve fitting for linearization is y=12.83 x 3 -1.49 x 2 +43.3x-0.469
where, y is the delta capacitance in pF x is the deflection in micron.
The algorithm for computing the deflection x from the measured delta capacitance y is given below.
1. Define the coefficients of the third order polynomial as in eqn (1).
2. Read the value of y. Repeat steps 1 to 12 till error < 0.0000325.
13. Write the value of x, which is the deflection of the proof mass.
Hence the delta capacitance y is given to the compensator module to obtain the corresponding deflection x as discussed in the algorithm steps 1 to 13. The acceleration is computed from the mechanical sensitivity of 0.03 micron /g [1] .
III. RTL DESIGN
VHDL code of RTL design has been generated based on the requirements and algorithm.
The algorithm is coded in VHDL for FPGA implementation, which can be targeted into an ASIC to realize an integrated smart sensor. The block diagram for the compensator module is given in figure 1 .
Various signals/ports of the module are: 1) FSM_IN: This is the input port and is used for providing the input(y) to the module.
The input y should be in 2's complement form.
2) CLK: This is the master clock used in the module.
3) RESET: This is the active high, master reset for the module, and should be asserted once before every conversion. figure 3 consists of various blocks, mentioned below a. Binary multiplier: this is an unsigned, single clock, binary multiplier. [ 7] b. 2Comp: this block is used for converting the numbers from 2's complement form to signed magnitude form. The reverse process is also done using the same block.
A simple logic is also used for deciding the sign of the output (the binary multiplier used here is unsigned multiplier only).
INPUT: two ports for multiplier and multiplicand OUTPUT: one port for the product. Besides this, the other inputs/output ports of the core are 1) CORE_IN: this port is used for feeding the input(Y) to the core 2) CLK: this is the master clock signal, used in the core 3) CORE_OUT: this port is used for outputting the result computed from the core 4) COUNTER: this port is used for outputting the value of the counter. 5) E_OUT: this port is used for outputting the value of the error (used for iterations in the algorithm). 
FSM -ALGORITHM:
1) The FSM moves on to the next state on every positive edge of the clock, while it decides the next state on every negative edge of the clock.
2) The first step is to activate the reset signal (i.e. keep it at logic '1' for minimum of one clock cycle).
3) When reset is activated, FSM enters the state 'S0' on the positive edge of the clock. In this state, all the load signals (ld1, ld2, ld3), the select signal (Select), busy signal, counter signals (reset and increment) are at logic '0'. i.e the core is idle and wont perform any operation. 4) When start is activated (it is kept at logic '1', with reset at logic '0'), the next state of the FSM is assigned as S1. Thus on the next positive edge of the clock it will go to state S1. In S1, busy goes high, and also ld1 is pulsed high. Thus whatever value is there at the input, gets loaded in register1 (referred to as yr in fig 2) . Also value of select signal s is "00", i.e value of x, before register2 is x = (y-a)/b. 5) On the next positive edge, FSM enters state S2. In this state, ld1 goes low, whereas ld2 is made logic '1'. Thus value of x calculated in the previous state is stored in the register2 i.e. xo = y-a. also, increment signal of the counter is pulsed high. So it starts counting from this state onwards.
Now referring to fig2 again, value of x2 (i.e output of multiplier M3) is x*x, whereas value of x3 (i.e. output of multiplier M5) is x*x*x. writing in equation form, the output after s2 happens : goes to state S10 where it compares the new_e_out with earlier e_out. If new_e_out > e_out then the next state is S5 else it goes to state S11. In the subsequent state (S11) value of e_out is again compared. If e_out < 0 or counter > 10 then the next state is the output state (S12) else the next state is S6.
9) In state S5, again ld3 signal is pulsed low, and ld2 signal is pulsed high. Also the select signal is made Select = "10" i.e. x = s3 = x+0.0000075. Also the new value of y1 is calculated according to this value of x (as in state S2 counter > 10, then also the machine goes to the output state. This is incorporated to avoid infinite loops (where value of e_out never goes below 0). In the output state, i.e.
state S12, busy is made low, and output is available at the output port. All other signals are just like in the reset state, so no computations will be there, even if there are computations, there will not be any change in the output because ld2 is low.
10) The machine will now remain in this state, till the reset signal is again asserted (that is, it is made logic '1').
OPERATIONAL SEQUENCE OF THE MODULE:
1) Reset signal should be activated, before using the module.
2) At this state module will be in reset condition, with busy signal low.
3) Data should be provided at the input port.
4) Once data signal has settled, start signal should be asserted.
5) The module will start operating and busy signal will go high.
6) The value at the output port is meaningful, only when busy signal goes low again.
7)
After busy signal goes low, activate reset again for starting the next conversion, and follow the same steps.
8) Once the start signal is asserted, the input to the module can be altered (after two clock cycles), as the module uses a register for storing the input value. Thus meanwhile the module calculates the output, next value of input can be provided.
9) The start signal has any meaning only when reset signal is de-active. i.e. even if start signal is asserted before de-asserting the reset signal, it (start) should be kept in active position for at least one or two clock cycles, after de-asserting the reset signal.
10) The need for resetting the module, before every conversion can be eliminated, by a slight change in the last state (S12) of the FSM.
11) The module can be made programmable by inserting one programming state in the FSM, and changing the ROM module, accordingly.
12) The input should be in 2's compliment form.
IV. VHDL CODING VHDL codes have been generated for all the sub modules in section III and integrated,
amounting to approximately 400 lines. A thorough code walk through has been carried out to weed out any error. It consists of multiplier, which involves conversion to exponent form.
The design was entered using "Libero VHDL Editor". A test bench was created using the same editor and functional simulation was carried out using Libero IDE Simulator "Model Sim" to verify that the logic of the design is correct. The Model Sim opens and compiles the source files. It simulates and a wave window opens to display the simulation results as shown in figure 5 . The simulated codes have been synthesized for the selected target device using "Sinplify" to generate an EDIF netlist. Post synthesis simulation is performed and the waveforms captured are shown in figure 6 and are found in order with the simulation results. Timing requirements were met in the first attempt itself.
VII. PROGRAMMING / FUSING
The programming file is generated. The FPGA (ProASIC3, A3P1000, 208 PQFP) is programmed / fused using Actel Flash Pro -3 programmer. After fusing, the FPGA has been verified using "Logic Navigator" for its correctness.
VIII. EVALUATION
The programmed FPGA was placed to the socket of the ProASIC3 Evaluation board.
Functionality of the design is verified using Pro ASIC3/E Evaluation Board with silkscreen labeling A3PE-A3PEVAL-BRD-1.
IX. RESULTS
Various capacitance values were fed to the input of the fused FPGA compensator module and corresponding deflection outputs were read. The results match with the simulation results.
Three typical results are given in table-1. calibration of the accelerometer has to be performed at individual device level and the coefficients to be generated by curve fitting to eliminate linearity errors originating both from the characteristic of the device itself and from the imperfections from the interface circuits.
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For a well-controlled fabrication process, the estimated coefficients presented can be fed and non-linearity can be compensated. For a batch where manufacturing tolerances are minimum, batch compensation can be applied after calibrating few samples.
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